Abstract-In many wireless systems, the energy consumed by the receiver is significantly larger than the energy consumed by transmitter, possibly even by orders of magnitudes. This paper derives an analytical solution to maximize the throughput per unit of available receiver circuit power. Adaptive control of the IP3, to handle the time-varying adjacent channel interference level, can substantially improve the power efficiency, compared to the common practice of design for worst case. There appears to be an optimum throughput at a specific (non zero) power consumption level. For large SNR, the optimal throughput per Joule of receiver circuit power occurs for a modulation rate of 2.3 bits/s/Hz, irrespective of interference power level. If the receiver has less power available than the optimum setting requires, a duty cycling scheme can still achieve optimum operation.
I. INTRODUCTION
The motivation to optimize throughput for a receiver with a limited availability of battery power is two-fold. In many applications, the mobile user spends significantly more time receiving data than transmitting. Often, the energy consumed in receiving mode is several orders of magnitudes larger than the energy consumed in transmit mode [1] [2] , even if the transmitter circuit power consumption is larger than the receiver circuit power consumption when switched on. Secondly, in a short range link, the transmit power can be relatively small. So the transmit power amplifier is no longer the main power consumer. Yet, the receiver front end often needs to recover a weak signal in the presence of strong adjacent channel interference, which requires highly linear, thus power hungry RF designs. In the absence of disruptive new approaches, we expect that this trend will continue for the foreseeable future.
The aim of our analysis is to extend our work in [3] and to find an appropriate operation point for each of the analog stages of a power-constrained receiver, such that its user data throughput is maximized per Joule of receiver circuit power spent. The optimum appears to depend mainly on the strength of adjacent channel interference. Too low receiver circuit power would lead to a highly non-linear receiver, hence strong distortion and low throughput. Too high values of receiver circuit power would create an unnecessarily linear receiver, which cannot be exploited because of the finite signal-tochannel-noise ratio of the received signal. Yet even with very large signal-to-noise ratios, it appears to be more energy efficient to use a receiver with modest linearity. There appears to be an optimum choice of the distribution of gain, noise figure and linearity along the cascade, which yields the highest throughput per unit of receiver circuit power. For very low available receiver circuit power, our results imply that a duty cycle strategy is more efficient than continuous operation. The receiver is proposed to operate in bursts.
A commonly used direct-conversion receiver architecture is used in our analysis. In most receivers a broad band signal is processed at radio frequency (RF) by the analog front end, where the desired signal only occupies a small portion of the front-end bandwidth. To present the desired signal to the baseband (BB) ADC, the analog front end amplifies, downconverts, and filters the received RF broadband signal. Therefore, the first stages of our receiver usually contains strong adjacent channel interferers, with a priori not fully known statistical properties [4] . These signals need to be handled with adequate linearity to avoid excessive distortion spill-over into the band of the desired signal [5] . Generally, a higher linearity requirement leads to a higher power consumption of the analog circuit. In conventional RF designs the linearity is fixed and specified for the highest power of the interference at which the receiver should still operate. Thus results in an overly linear design at all lower values of the interference power, reducing battery lifetime unnecessarily. Most RF designs are based on a set of system specifications, determined by standardization [5] , such specifications may include packet error rates, sensitivity and modulation. An RF designer than strives to design a receiver at the lowest power possible, for this target [6] , [7] .
Conversely, we want to determine the maximum throughput efficiency possible in terms of bits per unit of available receiver circuit power budget. To formulate this optimum we do not a priori fix the system specifications, such as the modulation constellation. Rather, we assume that the key RF receiver specifications, IP3, gain, and noise figure, are adaptive. The optimum throughput efficiency might seem to depend on a large number of independent variables, but for a given IC process, several design performance indicators have known achievable values [8] . This reduces the number of independent variables which determine the optimum of the throughput [3] . We conclude that at large SNR, the most power-efficient receiver (in terms of Joule/bit) will operate near 2.3 bits/s/Hz. We give an expression for its power consumption in (34).
II. MODELING SYSTEM THROUGHPUT EFFICIENCY
To operate a wireless network at the highest efficiency possible, in terms of bits per second per unit of receiver circuit power, we strive to find the receiver circuit power P r at which the throughput T is maximized using
That is, we search the most efficient receiver circuit power budget. The inner optimization for a given receiver circuit budget with P m = P r is given by
here P m is the power allocated to the m th stage of a receiver circuit. The maximum is taken over all possible settings of the RF stages, provided that the total consumed power does not exceed P r . We use the capacity expression
as a measure of achievable throughput T . Here S is the input signal power. Yet, T should not be interpreted as the Shannon capacity of the system in information theoretic sense: if the sampling and ADC circuits are allowed to capture the entire band, including the interference signal, the distortion can be predicted by the BB DSP and its effect can be eliminated, at least from an information theoretical perspective. Hence one could design a receiver that has higher throughput than the value found in (3). However, such a receiver architecture would be at odds with our ambition to minimize the receiver circuit power consumption. Lacking a better model, we define the throughput T as in (3) . The total noise plus distortion, relative to power levels at the input, is
where N th is the noise in the channel, N r the electronics noise added by the analog circuits of the receiver, and N d is the distortion caused by an interferer. Other RF impairments such as LO leakage, DC leakage and images are not considered, since they are related to the architecture, topology and layout, which are beyond the scope of this paper. The AWGN noise in the channel is given by N th = kT B. where k = 1.38 × 10 −23 is Boltzmann's constant, T is the temperature and B is the bandwidth of the desired signal. Further, G tot is the total maximum power gain of the analog receiver given by
where G m is the gain of the m th stage in the cascade ( Figure  1 ). We now need a more detailed model of N d and N r .
A. Distortion and Noise
The distortion is expressed as [3] 
Here IP 3 m is the third order intercept point of the m th stage. We simplify our model by assuming that, after further channel selectivity filtering, Nyquist sampling and A/D conversion, the baseband processing engine of the receiver has no further knowledge of this distortion signal, and experiences it as AWGN [9] . The total worst case IP 3 of M stages can be calculated via [8] 
under the worst case assumption that all distortion components are in-phase.
Next to the distortion signals, the analog front end adds noise N r to the desired signal. This addition of noise is modeled via the noise figure (NF), and is defined as NF= 10 log 10 (F m ). Here, the noise factor F m is defined as:
where SNR m is the SNR at the input, and SNR m+1 is the SNR at the output of the m th stage in a cascade. Note that the noise figures do not model the contribution by distortion. The total noise-factor of M stages in a cascade, F tot , can be calculated via Friis formula
where F m the noise-factor of the m th stage and G j the gain of the j th stage. Moreover, the total noise factor must satisfy
where G tot is the total gain of the analog circuit and N r is the variance of the electronics noise added by all analog circuits weighed with the partial gains. The electronics noise can now be expressed as
By combining (4) (6) and (11), the total noise plus distortion, normalized to power levels present at the input, is now given by N tot = F tot N th + P 
B. Optimum Throughput
In [3] our aim is to optimize the power budget P r over the various stages such that throughput T is optimum under the constraint of a given technology, a given received power S, total gain G tot needed to drive the ADC and channel parameters N th and P int . In [3] we first addressed how for a chosen F tot and IP 3 tot one can optimize the power budget P r by optimally distributing the gains (G 1 , · · · , G M ) and IP 3's (IP 3 1 , · · · , IP 3 M ) over the cascade. In fact, this is a mathematical formalization of a commonly encountered design problem in RF design, of optimizing each circuit block to meet a given spec for the receiver. In [8] a double Lagrangian tool is proposed for this exercise, to solve the distribution of the gains and IP 3 for the cascade. Paper [7] summarizes [8] for M = 2. This Minimum Power Cascade Optimization (MPCO) solves:
where P m is the power dissipation of circuit block m, as will be covered by (16). In [3] we extend the MPCO by further optimizing F tot and IP 3 tot to satisfy our end goal of maximizing the throughput, thus searching for
where the available receiver circuit power P r , satisfies P r = P min as in (13) . This is achieved by expressing the power optimal IP 3 tot , called IP 3 tot , as a closed form function (21) of the figure of merits related to the used IC design process, the available receiver circuit power P r , the power optimal total noise factor F tot and total gain G tot . Therefore, we can write N tot as a function of F tot and the available receiver circuit power P r . Our claim is that in the end the maximization in (14), for a given power budget P r , is equal to minimizing the total noise according to
We call this a Maximum Throughput Cascade Optimization Method (MTCO).
C. Minimum Power Cascade Optimization Method 1) Linearity Factor Model: A commonly used equivalent figure of merit (EFOM) [8] is
where f m is the power limiting bandwidth and κ m is the power linearity factor of the m th stage. The most appropriate parameter to choose for f m highly depends on the circuit functionality. For LNAs with a dominant pole, the bandwidth is an appropriate choice. By using an EFOM, P m theoretically does not depend on the noise figure F m . By using structure independent transforms (SIT), it is possible to trade IP3, gain and power dissipation, to transform a chosen topology for each circuit block to a circuit with the optimal specification [10] . Creating a topology that can also change IP 3 adaptively and stil meet (16) is a topic of current IC design research.
2) Dual Lagrange Optimization Method: So,
while achieving the G tot using (5), IP 3 tot using (7), and F tot using (9) . In this optimization process, the f m , κ m and F m of a cascade are taken as constant. The individual F m is kept constant because the F m is limited by the topology and used IC process technology. A closed form expression [8] for the minimal analog signal conditioning (ASC) power dissipation as a function of the overall noise factor F tot is,
where the "weighed excess noise factor" F w is defined as
Here the excess noise factor of the final stage is
which is a fixed value.
D. Maximum Throughput Cascade Optimization Method
While (18) gives the minimum power P min needed to satisfy a required IP 3 tot , we can conversely claim that the best IP 3 tot that one can achieve for a given available P r equals
Now, we can rewrite the total noise (4) as a function depending on F tot , P int and P r N tot = F tot N th +
By combining (2), (3), (4), and (22), we can maximize T by minimizing N tot . We require that
and obtain F tot as F tot =
Applying this value of F tot means that (11) turns into
and (6) 
√ F e + F e + 2 5/3 F w N th
which we insert in (3) and (4). We now have found an analytically closed-form solution which maximizes the throughput for a given circuit power budget P r . We also found closed-form solutions for F tot and IP 3 tot that achieve the optimum throughput, respectively (24) and (21) with (24) inserted. The individual gain (G 1 , · · · , G M ) and IP 3 (IP 3 1 , · · · , IP 3 M ) per stage follow from [8] . In Section III we give an example of MPCO to motivate our search for the MTCO, calculating the efficiency in terms of bits/Joule for a target N F tot = 2 dB, with first IP 3 tot = −40 dBm, and secondly IP 3 tot = −20 dBm. Surprisingly, in our scenario, the efficiency at IP 3 tot = −40 dBm is more than an order of magnitude larger than at IP 3 tot = −20 dBm, namely 4.4 Gbit/Joule and 0.3 Gbit/Joule, respectively. The difference in P r is 8 dBm (5.9 mW) versus 28 dBm (590 mW), respectively.
E. Variable Third Order Intercept Point
With increasing interference power P int both the second and third noise term in (4) will increase. The second term increases, because to mitigate a more powerful interferer, more linearity is required so noise figure often is sacrificed. The third noise contribution increases as a function of P int , because a more powerful interferer means more distortion. The only option to meet target specifications is to make more receiver circuit power available. Conversely, a weaker interferer can be handled with less power in the analog circuits.
In conventional RF design, the total IP 3 is determined by a worst case channel to interference ratio (CIR) as defined by the standard, where
An example of a common value for the CIR in the IEEE 802.11b standard at which the receiver should still operate in standardization is -30 dB. This implies that a conventional design wastes power to achieve a certain linearity, when the actual value of the CIR is lower than the worst case. A variable IP 3 setting in the receiver adds an additional degree of freedom and allows the power consumption of the receiver to lower. The receiver can now adapt itself to the instantaneous value of the CIR, instead of to the worst case required by the standard. In the MTCO the optimal throughput of the system as a function of the available receiver and interference power is calculated. Figure 2 shows the simulation results for the system specifications of Table I , S/N th = 30 dB, k = 1.38×10
−23 , T = 295 K, G tot = 65 dB, and B = 22 MHz. In Figure 2 it can be seen that a reduction of the CIR of 20 dB allows for a reduction of the power consumption of 30 dB for a given target rate. The factor 3 2 relation between CIR and P r follows from (6) .
This implies that a receiver with adaptive IP 3 could opportunistically scale back the IP 3, in the absence of large interferers, to operate in a substantially lower power mode, potentially orders of magnitudes. We recognize that this can be challenge in IC design as changing the IP 3 typically also changes in and output impedances of receiver stages which can lead to a power mismatch, which can reduce the aforementioned benefits. A relation between CIR and power consumption was observed earlier [4] - [8] , but in this paper we have quantified this relation.
F. Maximum Throughput Efficiency
The throughput efficiency observes an optimum, as depicted in Figure 3 . The location of the optimum is technologydependent and directly relates to the linearity factors κ. The optima as in Figure 3 are depicted in Figure 4 for different values of CIR. These form a straight line on a logarithmic scale, with an angle of the line being α = − 3dBm 2dB , due to (6) . Therefore, we only need to find one optimum to calculate all other optima for different CIR. This relation can be expressed as
where P opt, 0dB is the optimum at CIR = 0dB and P opt is expressed in dBm and CIR in dBs. We now derive the throughput related to the maximum in Figure 3 , the throughput T corresponding to
The corresponding value of T is now called the maximum throughput T M T . Results are plotted in Figure 5 . As can be observed in Figure 5 , T M T converges to an upper limit for high values of the SNR. For large values of SNR we can simplify Equation (25) to
We are interested in finding T M T . Thus solving
where
yields,
where σ = αP 2 r . A numerical approximation for σ yields σ = 3.9, and the limit of T Pr at large SNR is T Pr = 2.3 bits/s/Hz. The P r corresponding to T Pr at large SNR, P r , is given by
A conclusion is that we showed the most power efficient receiver in terms of Joule/bit at large SNR will operate near 2.3 bits/s/Hz and its power consumption has been calculated in (34). We believe this result is significant. A system designer can fix the modulation and coding method to 2.3 bits/s/Hz irrespective of the channel and interference conditions. Moreover the transmitter does not need to know the IC technology used for the transmitter, because the optimum is independent of IC technology. The receiver than adapts G, IP 3, but there is no need to adapt transmitter settings. By fixing the throughput to 2.3 bits/s/Hz we are generally well below the available channel capacity for high SNR (log 2 (1 + S/N th )). Therefore, we effectively exchange excess transmit power of for example a mains powered base station for maximal receiver circuit efficiency in a hand held device. An additional argument is that for most wireless network applications, mobile users spend only a short amount of time transmitting. Thus the energy consumed for receiving is orders of magnitudes larger than for transmitting [1] [2] . From this perspective it makes sense to focus at reducing the receiver circuit energy consumption.
G. Duty Cycling
A strategy to operate at the optimal efficiency and to achieve lower average power consumption is duty cycling. The receiver operates at the optimal efficiency and switches on and off according to the available circuit power. Via (3), (4), (25), and (26) the throughput which corresponds to the maxima of the curves in Figure 3 is calculated, results are shown in Figure  5 . Interestingly, the optimum throughput is independent of the CIR. However, the receiver circuit power required to achieve this throughput is not (Figure 4) . At large SNR this relation is given by (34).
However, in systems with very short duty cycles, the overhead for short packages can be prohibitive. In such cases there exists a tradeoff between the delay for merging packets versus the optimal power consumption. Furthermore, at the right hand side of the optimum, the throughput T expressed in bit/s/Hz can increase by making more circuit power available. However, the throughput BT /P r expressed in bits/Joule cannot increase if a more power consuming circuit is used. Designing for better linearity than, to accommodate a crude modulation of 2.3 bit/s/Hz, does not pay off [12] , and Output buffer [13] 
III. NUMERICAL RESULTS
We first start with an example of the traditional Minimum Power Cascade Optimization (MPCO), and show how this can lead to a non-optimum system in terms of throughput per Joule. As an example the target specifications for the MPCO are N F tot = 2 dB, with first IP 3 tot = −40 dBm, and secondly IP 3 tot = −20 dBm. We consider a transmitter that can provide ample S/N th , namely of 30 dB. Adjacent channel interference is at + 20 dB, i.e., CIR = −20 dB. We use the EFOM of Table I for 90 nm CMOS. Further, T = 295 K, G tot = 65 dB. The characteristic frequencies f m are chosen to satisfy the frequency requirements of an IEEE802.11b system in the 2.4 GHz band, with B = 22 MHz, f m is for the LNA f 1 = 100 MHz, the mixer f 2 = 2500 MHz, and the output buffer f 3 = 22 MHz. The MPCO gives the power needed to operate this receiver. The result is very illustrative: The efficiency for a system operating at IP 3 tot = −40 dBm is 4.4 Gbit/Joule (T = 1.1 bits/s/Hz, P r = 8 dBm), and at IP 3 tot = −20 dBm it is 0.3 Gbit/Joule (T = 9.2 bits/s/Hz, P r = 28 dBm). This motivated our search for a MTCO which results in the optimal setting for N F tot and IP 3 tot in terms of maximizing the throughput per unit of receiver circuit power.
The closed-form solution for optimum throughput as a function of available receiver circuit power and for various values of CIR is depicted in figure 2, using (3), (4), (25) and (26). For large available receiver power the throughput approaches the throughput for a signal 30 dB above thermal noise, and for an LNA with noise figure F 1 = 1.7 dB. At small available receiver power N r and N d become dominant. The figure shows that when the CIR is decreased, more power is needed to achieve a certain throughput. The closed-form solution for maximizing throughput can be extended to express bits per Joule as a function of available receiver power BT /P r , using (2), (3), (4), (25) and (26). The result is depicted in Figure 3 . When the CIR is decreased, the efficiency in bits per Joule for a given available receiver power is decreased as well. The optimum of the curves in Figure 3 are plotted in Figure 4 and 5.
IV. CONCLUSIONS
A closed form analytical solution has been presented which maximizes the throughput efficiency per unit of available receiver circuit power. From the maximized throughput efficiency all other receiver system specifications such as IP 3 and F can be derived via the MTCO. Making the IP 3 adaptive can substantially improve the power efficiency, since a 20 dB reduction in CIR requirements results in a 30 dB reduction in receiver circuit power consumption. For large SNR the optimal throughput per unit of receiver circuit power is 2.3 bits/s/Hz, irrespective of interference power level. This result has interesting consequences for new standards and can aid in the design of new standards and wireless networks to extend battery lifetime, since in typical applications most energy in mobile devices is consumed by the receiver chain. Therefore, a duty cycling strategy at low power consumption levels results in a higher system throughput. Interestingly, our analysis can be used as a method to determine wether duty cycling is a good design strategy for low power fixed receivers in a given technology.
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